주요업무
Develop and optimize 3D DRAM bank organization and near-memory computing architectures to achieve high density, high TOPS/mm2, and high TOPS/W
Develop and validate models for 3D DRAM performance, power, and yield as function of bank, TSV, and power distribution choices
Develop novel fabrics for best/robust distribution of high-bandwidth data from 3D DRAM memory arrays to the near-memory computing units across various workloads for mobile, compute, and XR applications
Develop power distribution topology that enable robust DRAM operation in the 3D stack
Simulate and emulate system performance of 3D DRAM architecture choices across AI, compute, and mobile workloads
Floorplan 3D DRAM chips and design memory array control structures under 3D integration manufacturing constraints, testability, repairability, and high performance